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We continue to study ways of defining circuits associated with clutters, and we
give several new characterizations of matroid ports using their circuits. We also
discuss the use of these circuits to analyze redundancies among elements appearing
in nonmatroidal reliability problems. © 1998 Academic Press
1. INTRODUCTION
Let E be a nonempty finite set. A clutter on E is a family of subsets of E,
none of which is a subset of any other. A matroid M on E is determined by
the clutter CM of circuits of M; CM must satisfy the circuit elimination
property: if γ1 6= γ2 ∈ C and e ∈ γ1 ∩ γ2 then γ1 ∪ γ2 − e contains some
γ ∈ CM. We refer the reader to [5], [8], or [9] for the theory of matroids.
Lehman [3, 4] proved that if M is a connected matroid on E and e0 ∈ E,
then one can determine the circuits of M that do not contain e0 using the
circuits of M that do contain e0. Indeed, he provided two different ways
of doing this. Let PM;e0 be the port of M with respect to e0, i.e., the
clutter PM;e0 = γ − e0  e0 ∈ γ ∈ CM. Then one description of
the circuits of M which do not contain e0 is that they are the minimal sets
of the form







where γ1 6= γ2 ∈ PM;e0. The dual or blocker
PM;e0∗ = δ ⊆ E − e0  δ ∩ γ 6= Z ∀γ ∈ PM;e0
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gives another way of describing the circuits of M which do not contain e0:
they are the minimal nonempty subsets S of E − e0 with S ∩ δ 6= 1∀δ ∈
PM;e0∗. We will refer to the fact that the circuits of M that do not contain
e0 can be described in these two ways as Lehman’s theorem.
If M is a disconnected matroid then one cannot completely determine
M from any single port PM;e0, since PM;e0 will only give information
about the component M0 of M that contains e0. However, the circuits of
M0 which do not contain e0 can be determined from PM;e0 in the same
two equivalent ways.
Using Lehman’s theorem as motivation, we have two different ways of
associating “circuits” with an arbitrary clutter P on E − e0.
Definition 1. Let P be a clutter on E − e0 and let ζ ⊆ E. Then ζ is
a deletion circuit of P if it is of one of these three types.
(a) ζ = e with e /∈ γ ∀γ ∈ P .
(b) ζ = γ ∪ e0, where γ ∈ P does not contain any type (c) deletion
circuits.
(c) ζ is minimal among sets of the form







where γ1 6= γ2 ∈ P .
Definition 2. Let P be a clutter on E − e0 and let ζ ⊆ E. Then ζ is
a contraction circuit of P if it is of one of these three types.
(a) ζ = e with e /∈ γ ∀γ ∈ P .
(b) ζ = γ ∪ e0, where γ ∈ P .
(c) ζ is a minimal nonempty element of S ⊆ E − e0  S ∩ δ 6= 1
∀δ ∈ P∗ and ζ ≥ 2.
Note that the two definitions of type (a) circuits are the same; we refer to
the elements of these circuits as loops of P . Note also that Definition 1(b)
has a special proviso, necessitated by the fact that it can happen that some
γ ∈ P will contain a type (c) deletion circuit; a similar proviso is unnecessary
in Definition 2 because it cannot happen that a type (c) contraction circuit
is contained in an element of P . The clutter Q∗4 = 1; 2; 1; 3; 2; 3; 4
is a relevant example, because it has 2; 3 as a deletion circuit. The dele-
tion circuits of Q∗4 have another property that is impossible for contraction
circuits: even though Q∗4 is not a matroid port, its deletion circuits constitute
a matroid on the set 1; 2; 3; 4; e0.
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Definitions 1 and 2 may seem rather obscure, but both can be rephrased
to be more intuitively appealing, and also to motivate our choice of the
names “deletion circuits” and “contraction circuits.” If P is a clutter on
E − e0 and S ⊆ E − e0, then the deletion P − S is the clutter γ ∈
P  S ∩ γ = Z on E − e0 − S, and the contraction P/S is the clutter on
E−e0− S consisting of the minimal elements of the set γ ⊆ E−e0−
S γ ∪ S contains an element of P. The contraction circuits of a clutter
were introduced in [7], though we simply called them “circuits” there. We
now call them “contraction circuits” because of Proposition 2.3 of [7], which
states that part (c) of Definition 2 is equivalent to the following much more
intuitive property: ζ ≥ 2 and ζ is minimal among nonempty sets with the
property that each element z ∈ ζ is a loop in P/ζ − z. We do not know
of an independent description of the deletion circuits which is quite as
satisfying as this description of the contraction circuits, but in Section 4 we
will prove the following.
Theorem 1. Let E be a finite set and let P be a clutter on E − e0.
Then the nonsingleton deletion circuits of P are the minimal elements of ζ ⊆
E  there is some S ⊆ E − e0 − ζ such that ζ is a nonsingleton contraction
circuit of P − S.
Considering Theorem 1 and the very intuitive characterization of type
(c) contraction circuits mentioned above, it does not seem that the dele-
tion and contraction circuits of a clutter P are equally significant. The
contraction circuits are directly connected with P itself; the deletion cir-
cuits instead arise from the various deletion minors of P . Indeed if it were
not for the possible confusion that might arise we would refer to the con-
traction circuits of P simply as the “circuits of P ,” and continue to refer
to the deletion circuits as “deletion circuits.” We will return to this point
in Section 5, where we compare the two-element deletion and contrac-
tion circuits of a clutter, and again in Section 9, where we discuss the use
of the two types of circuits to analyze reliability problems associated with
clutters.
In [7] we discussed some properties of the contraction circuits of arbi-
trary clutters, and we also presented several characterizations of matroid
ports using properties of their contraction circuits. For instance, we would
now state Corollary 2 of [7] as follows: a clutter is a matroid port if and
only if its contraction circuits and deletion circuits coincide. All of the prop-
erties we considered there, those that hold for arbitrary clutters and those
that characterize matroid ports, are directly related to simple properties of
matroid circuits. What we find particularly surprising about these results
is that several of the properties which characterize matroid ports do not
seem, at first glance, to be of any greater inherent significance than those
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that are valid for arbitrary clutters. The next two theorems of the present
paper continue this surprising theme. Each theorem involves two proper-
ties, both directly suggested by simple properties of matroid circuits; each
property is true for arbitrary clutters when interpreted as a statement about
one kind of circuit, and characterizes matroid ports when interpreted as a
statement about the other kind of circuit!
Theorem 2 is concerned with the relationship between the circuits of a
clutter and those of its deletions. To motivate the theorem we consider the
effect that deleting elements from a matroid port might have on its circuits.
The matroid-theoretic definition of deletion is completely compatible with
the clutter-theoretic definition, in that if M is a matroid on E and S ⊆ E
then CM − S = CM− S and PM;e0− S = PM − S; e0. Clearly then
deleting elements from a matroid cannot create or destroy any circuits in
the remaining portion of the matroid. It may, however, have the effect of
disconnecting a component of the matroid, thereby causing some nonloop
elements to become loops with respect to the deleted matroid’s ports. This
is the only effect deletion can have on the circuits of a matroid port, so we
conclude that if P is a matroid port then any nonsingleton circuit of P − S
is also a circuit of P , and any nonsingleton circuit of P that is contained
in E − S is either a circuit of P − S or else is a collection of loops in
P − S.
Theorem 2. Consider the following two properties of circuits associated
with a clutter P on E − e0.
1. Whenever S is a nonempty subset of E−e0 and ζ is a nonsingleton
circuit of P contained in E − S, either ζ contains a nonsingleton circuit of
P − S or else every element of ζ is a loop in P − S.
2. Whenever S is a nonempty subset of E−e0 and ζ is a nonsingleton
circuit of P − S, ζ contains a nonsingleton circuit of P .
Property 1 is true for the contraction circuits of an arbitrary clutter, but it
holds for the deletion circuits of a clutter if and only if the clutter is a matroid
port. The opposite is true of property 2: it holds for the deletion circuits of
an arbitrary clutter, but when applied to contraction circuits it characterizes
matroid ports.
To motivate Theorem 3 we consider the effect of contraction on the
circuits of a matroid port. Like deletion, clutter contraction is compatible
with the definition of contraction in matroid theory: CM/S = CM/S
and PM/S; e0 = PM;e0/S. If ζ is a nonsingleton circuit of a matroid
M on E and S ⊆ E − e0 then certainly ζ − S is dependent in M/S, but it
need not be a circuit of M/S; it may happen instead that ζ − S consists of
several circuits of M/S. Moreover, the component of M containing e0 may
be fragmented into several components of M/S. If ζ − S does not intersect
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the component of M/S containing e0 then all the elements of ζ − S will
be loops in PM;e0/S, and if ζ − S does intersect this component of M/S
then this intersection will contain a circuit of that component. On the other
hand, if ζ is a nonsingleton circuit of M/S then ζ ∪ S is dependent in M ,
so it must contain some circuit of M .
Theorem 3. Consider these two properties of circuits associated with a
clutter P on E − e0.
1. Whenever S is a nonempty subset of E − e0 and ζ is a nonsingle-
ton circuit of P , either ζ contains a nonsingleton circuit of P/S or else every
element of ζ − S is a loop in P/S.
2. Whenever S is a nonempty subset of E−e0 and ζ is a nonsingleton
circuit of P/S, ζ ∪ S contains a nonsingleton circuit of P .
Property 1 is true for the contraction circuits of an arbitrary clutter, but it
holds for the deletion circuits of a clutter if and only if the clutter is a matroid
port. Property 2 holds for the deletion circuits of an arbitrary clutter, but when
applied to contraction circuits it characterizes matroid ports.
If P is a clutter on E − e0 then the contraction circuits of P constitute
a clutter on E, which we denote by Ce0c P. The deletion circuits also con-
stitute a clutter, which we denote by Ce0d P; we use Ce0P to denote either
of these. If C is any clutter on E and e1 ∈ E, then we denote by PC; e1
the clutter PC; e1 = γ − e1  e1 ∈ γ ∈ P; we call PC; e1 a port of P .
According to Lehman’s theorem, if M is a matroid on E and e0; e1 are in
the same component of M then Ce0PM;e0 and Ce1PM;e1 are the
same: each consists of the circuits of that component of M , together with
the singletons e with e not in that component. Consequently PM;e0
has this property: if e1 ∈ E − e0 is not a loop with respect to PM;e0,
then the port PCe0PM;e0; e1 has the same circuits as PM;e0, i.e.,
Ce0PM;e0 = Ce1PCe0PM;e0; e1.
Theorem 4. Consider these properties of circuits associated with a clutter
P on E − e0.
1. No circuit of P is contained in an element of P .
2. Whenever e1 ∈ E − e0 is not a loop with respect to P , the port
PCe0P; e1 has the same circuits as P , i.e., Ce0P = Ce1PCe0P; e1.
Property 1 is true for the contraction circuits of an arbitrary clutter, and
property 2 holds for the contraction circuits of a clutter if and only if the
clutter is a matroid port. A clutter is a matroid port if and only if its deletion
circuits satisfy both properties 1 and 2; a nonmatroid port may violate either
or both.
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In the remainder of the paper we present a variety of properties of clutter
circuits, proofs of Theorems 1–4, and several examples. We also discuss the
use of clutter circuits to analyze the reliability problems associated with
clutters.
2. SOME EXAMPLES
In this section we consider some examples of nonmatroid ports and their
associated deletion circuits. The clutters we consider are among the forbid-
den minors for matroid ports given by Seymour [6], so all must violate all
the characterizations of matroid ports given in the Introduction. We point
out some of these violations, paying special attention to the assertion of
Theorem 4 that a nonmatroid port may violate either or both of the con-
ditions given there.
Consider the clutter J3 = 0; 1; 0; 2; 0; 3; 1; 2; 3 on the set E −
e0 = 0; 1; 2; 3. The deletion circuits of J3 are 1; 2; 1; 3; 2; 3;
0; 1; e0; 0; 2; e0; and 0; 3; e0; note that these deletion circuits violate
property 1 of Theorem 4. The deletion circuits of J3 are the same as those
of the polygon matroid of a three-vertex graph consisting of a triangle in-
volving three edges called 0, 1; and e0 which also has edges 2 and 3 parallel
to edge 1. Whereas J3 has the same deletion circuits as a matroid port, its
deletion circuits must satisfy property 2 of Theorem 4.
P4 is the clutter 1; 2; 2; 3; 3; 4 on E − e0 = 1; 2; 3; 4. The
deletion circuits of P4 are 1; 3, 2; 4, 1; 2; e0, 2; 3; e0; and 3; 4; e0;
note that these circuits satisfy property 1 of Theorem 4. PCe0d P4; 3 is
the clutter 1; 2; e0; 4; e0 on 1; 2; 4; e0. Clearly then 1; 4; e0 is
a type (c) deletion circuit of PCe0d P4; 3, so the deletion circuits of P4
violate property 2 of Theorem 4.
Q∗4 is the clutter 1; 2; 1; 3; 2; 3; 4 on the set E − e0 =
1; 2; 3; 4. Its deletion circuits are 1; 2; e0, 1; 3; e0, and 2; 3; none
of them contains the element 4, so the clutter PCe0d Q∗4; 4 is empty.
Hence the deletion circuits of Q∗4 violate both of the conditions given in
Theorem 4. It is also easy to see that the deletion circuits of Q∗4 violate
property 1 of Theorem 2, because 2; 3 is a deletion circuit of Q∗4 that
contains no loop or circuit of Q∗4 − 1.
Q4 is the clutter 1; 2; 1; 3; 1; 4; 2; 3 on the set E − e0 =
1; 2; 3; 4. It has three type (c) deletion circuits, namely, 1; 2; 3, 2; 4,
and 3; 4. The contraction Q4/3 = 1; 2, so the circuit 2; 4 of
Q4 violates property 1 of Theorem 3.
It is interesting to observe that each of these clutters has only one type
(c) contraction circuit. For each of the first three clutters this one circuit is
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the entire set E − e0, and for Q4 the one type (c) contraction circuit is
1; 2; 3.
3. GENERAL PROPERTIES
In this section we present some properties of the deletion circuits of
general clutters.
Let E be a finite set and let P be a clutter on E − e0. Following
Welsh [8], for S ⊆ E − e0 we let







we will write DPS only when the context makes it necessary to specify P .
We state our first four propositions only for ease of reference; all four
are obvious.
Proposition 3.1. If S ⊆ T then DS ⊆ DT .
Proposition 3.2. The deletion circuits of P constitute a clutter on E.
Proposition 3.3. Type (c) deletion circuits cannot be singletons, and the
only clutter with a singleton type (b) circuit is P = Z.
Proposition 3.4. P has no type (c) deletion circuits if and only if P ≤ 1.
Proposition 3.5. If S ⊆ E − e0 and T ⊆ E − e0 − S then DPT  =
DP−ST .
Proof . This follows from the fact that γ ∈ P γ ⊆ T = γ ∈ P −
S γ ⊆ T.
We conclude that property 2 of Theorem 2 does indeed hold for the
deletion circuits of all clutters, as was asserted in the Introduction.
Corollary 3.6. If S ⊆ E − e0 and ζ is a nonsingleton deletion circuit
of P − S, then ζ contains a nonsingleton deletion circuit of P .
Proof . If ζ is of type (b) then ζ − e0 ∈ P − S ⊆ P , so ζ is a type (b)
circuit of P unless it contains a type (c) circuit of P .
If ζ is a type (c) deletion circuit of P − S then ζ = DP−Sγ1 ∪ γ2 =
DPγ1 ∪ γ2 for some γ1 6= γ2 ∈ P − S. Then γ1 and γ2 are also elements
of P , and consequently ζ contains a type (c) deletion circuit of P .
Proposition 3.7. Suppose S; T ⊆ E − e0. Then DP/ST − S =
DPS ∪ T  − S.
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Proof . Recall that P/S is the clutter on E − e0 − S consisting of the
minimal elements of γ ⊆ E − e0 − S γ ∪ S contains an element of P.
It follows that there are functions f xP/S → P and gxP → P/S such that
γ = f γ − S for every γ ∈ P/S and gγ ⊆ γ − S for every γ ∈ P . Using
these functions, we see that










f γ − S













= DPS ∪ T  − S:
To verify the opposite inclusion, we observe that
























= DP/ST − S:
We conclude that property 2 of Theorem 3 holds for the deletion circuits
of all clutters.
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Corollary 3.8. If ζ is a nonsingleton deletion circuit of P/S then ζ ∪ S
contains a nonsingleton deletion circuit of P .
Proof . If ζ is of type (b) then ζ − e0 ∈ P/S. Then f ζ − e0 is
an element of P which is contained in ζ − e0 ∪ S, so ζ ∪ S contains
f ζ − e0 ∪ e0. It follows that ζ ∪ S contains either a type (b) or a
type (c) deletion circuit of P .
If ζ is of type (c) then ζ = DP/Sγ1 ∪ γ2 for some γ1 6= γ2 ∈ P/S. It
cannot be that f γ1 = f γ2, because f γ1 − S = γ1 6= γ2 = f γ2 − S;
consequently DPf γ1 ∪ f γ2 must contain a type (c) deletion circuit
of P . By Propositions 3.1 and 3.7,
DP
(
f γ1 ∪ f γ2
 ⊆ DPγ1 ∪ γ2 ∪ S ⊆ DP/Sγ1 ∪ γ2 ∪ S = ζ ∪ S:
The next result is fundamental to the relationship between the deletion
and contraction circuits.
Theorem 3.9. Let P be any clutter on E − e0. Then every (nonsingle-
ton) contraction circuit of P contains a (nonsingleton) deletion circuit of P .
Proof . If P is a matroid port then the deletion and contraction circuits
of P are identical, by Lehman’s theorem. If E − e0 ≤ 3 then P must
be a matroid port; this may be verified simply by listing all the possible
clutters. We proceed by induction on E − e0.
Clearly the type (a) deletion and contraction circuits of P are identical.
Also, a type (b) contraction circuit is a type (b) deletion circuit unless it
contains a type (c) deletion circuit.
Suppose now that ζ is a type (c) contraction circuit of P . The existence
of ζ guarantees that P ≥ 2, and this in turn guarantees that P has at least
one type (c) deletion circuit. If ζ = E − e0, then, ζ will contain a type (c)
deletion circuit of P .
If ζ is a proper subset of E − e0, consider any e ∈ E − e0 − ζ. By
Proposition 2.4 of [7], either ζ contains a type (c) contraction circuit ζ ′ of
P − e or else every element of ζ is a loop in P − e. In the former case
we may presume inductively that ζ ′ contains a deletion circuit ζ ′′ of P − e;
ζ ′′ must be of type (c) because e0 6∈ ζ. By Corollary 3.6, ζ ′′ contains a
nonsingleton deletion circuit ζ ′′′ of P; then ζ ′′′ ⊆ ζ.
Suppose finally that, for every e ∈ E − e0 − ζ, every element of ζ is a
loop in P − e. Then every γ ∈ P which intersects ζ must contain E−e0−
ζ. Whereas P is a clutter, there cannot be any γ ∈ P which is contained in
E − e0 − ζ, for such a γ would be properly contained in every element
of P which intersects ζ. Consequently every γ ∈ P contains E − e0 − ζ.
If we choose any γ1 6= γ2 ∈ P , then we conclude that Dγ1 ∪ γ2 ∩ E −
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e0 − ζ = Z. That is, in this situation ζ actually contains every type (c)
deletion circuit of P .
The following corollary will be useful in the proofs of Theorems 2 and 3.
Corollary 3.10. P is a matroid port if and only if every type (c) deletion
circuit of P contains a contraction circuit of P .
Proof . By Lehman’s theorem, if P is a matroid port then its deletion
and contraction circuits coincide.
Suppose conversely that every type (c) deletion circuit of P contains a
contraction circuit of P . Theorem 3.9 then implies that every type (c) dele-
tion circuit of P is a contraction circuit of P , for if a type (c) deletion circuit
ζ properly contains a contraction circuit ζ ′ then ζ ′ in turn contains a dele-
tion circuit ζ ′′ which is a proper subset of ζ, contradicting Proposition 3.2.
Certainly every type (b) deletion circuit of P is also a contraction circuit,
and every type (a) deletion circuit of P is also a contraction circuit; conse-
quently all the deletion circuits of P are contraction circuits. It follows from
this and Theorem 3.9 that all the contraction circuits of P are also dele-
tion circuits; that is, the deletion and contraction circuits of P are identical.
Corollary 2 of [7] then implies that P is a matroid port.
An immediate consequence of Theorem 3.9 is the following.
Corollary 3.11. Suppose ζ is a contraction circuit of P and ζ ≤ 2.
Then ζ is also a deletion circuit of P .
The clutter Q4 = 1; 2; 1; 3; 1; 4; 2; 3 on the set E − e0 =
1; 2; 3; 4 is a counterexample to the converse of this corollary. It has three
type (c) deletion circuits (namely, 1; 2; 3, 2; 4, and 3; 4), but only one
type (c) contraction circuit (namely, 1; 2; 3). Another interesting example
is the clutter P = 1; 2; 2; 3; 3; 4; 1; 4; 5 on the set E − e0 =
1; 2; 3; 4; 5; 1; 3; 5 is a type (c) contraction circuit of P and 1; 3 is
a type (c) deletion circuit of P . This shows that Corollary 3.11 cannot be
extended to include ζ = 3.
4. THEOREM 1
In this section we motivate our choice of the name “deletion circuits.”
Lemma 4.1. Let E be a finite set and let P be a clutter on E − e0 with
P ≥ 2. Suppose P has the property that, whenever γ1 6= γ2 ∈ P , E − e0 =
γ1 ∪ γ2. Then P is a matroid port and DE − e0 is its unique type (c)
circuit.
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Proof . It suffices to verify that the clutter C = γ ∪ e0 γ ∈ P ∪
DE − e0 satisfies the matroid circuit elimination property.
Suppose γ1 6= γ2 ∈ P and e ∈ γ1 ∪ e0 ∩ γ2 ∪ e0; we must prove
that γ1 ∪ e0 ∪ γ2 ∪ e0 − e contains some element of C. If e = e0
then γ1 ∪ e0 ∪ γ2 ∪ e0 − e = E − e0 contains DE − e0. If
e 6= e0 and e is contained in every γ ∈ P , then again γ1 ∪ e0 ∪ γ2 ∪
e0 − e contains DE − e0. If e 6= e0 and there is some γ ∈ P with
e 6∈ γ then γ1 ∪ e0 ∪ γ2 ∪ e0 − e contains γ ∪ e0.
Suppose γ1 ∈ P and e ∈ γ1 ∪ e0 ∩DE − e0; we must prove that
γ1 ∪ e0 ∪DE − e0 − e contains some element of C. Since e ∈
DE − e0 there must be some γ2 ∈ P with e 6∈ γ2; then γ1 ∪ e0 ∪
DE − e0 − e contains γ2 ∪ e0.
We conclude that the deletion circuits of any clutter P are determined
by the circuits of those matroid ports which can be obtained from P by
deletion.
Proposition 4.2. Let E be a finite set and let P be a clutter on E − e0.
Then the nonsingleton deletion circuits of P are the minimal elements of X =
ζ ⊆ E  there is some S ⊆ E − e0 − ζ such that P − S is a matroid port
and ζ is a nonsingleton circuit of P − S.
Proof . Suppose that P is a matroid port. Then we can take S = Z in
the definition of X, so the nonsingleton deletion circuits of P are certainly
all elements of X. Let M be a matroid on E such that P = PM;e0, and
let M0 be the component of M containing e0. By Lehman’s theorem the
nonsingleton deletion circuits of P are the nonsingleton circuits of M0. If
S ⊆ E − e0 then a nonsingleton circuit ζ of P − S = PM − S; e0 is also
a circuit of M0 − S, and consequently is also a circuit of M0 and P . This
shows that the proposition holds for P .
Suppose now that P is not a matroid port, and let Y = γ ∪ e0 γ ∈
P ∪ Dγ1 ∪ γ2 γ1 6= γ2 ∈ P. The proposition will be proven if we can
verify that X and Y have the same minimal elements.
We observe first that X ⊆ Y . If ζ ∈ X is a type (b) circuit of P − S then
e0 ∈ ζ and ζ − e0 ∈ P − S; then ζ − e0 ∈ P too and hence ζ ∈ Y .
If ζ ∈ X is a type (c) circuit of P − S then ζ = DP−Sγ1 ∪ γ2 for some
γ1 6= γ2 ∈ P − S; then γ1 and γ2 are elements of P too and hence ζ ∈ Y
by Proposition 3.5.
We now claim that every minimal element of Y is an element of X. If γ ∈
P and S = E − e0 − γ then P − S = γ is clearly a matroid port whose
only nonsingleton circuit is γ ∪ e0, so γ ∪ e0 ∈ X. Suppose γ1 6= γ2 ∈ P
and Dγ1 ∪ γ2 is a minimal element of Y . There may be several pairs of
elements γ1 and γ2 of P that yield the same set Dγ1 ∪ γ2; among these
pairs we choose γ1 and γ2 so that the cardinality of γ1 ∪ γ2 is as small as
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possible. Let S = E − e0 − γ1 ∪ γ2; then P − S = γ ∈ P γ ⊆ γ1 ∪ γ2.
If γ′1 6= γ′2 ∈ P − S and γ′1 ∪ γ′2 6= E − e0 − S then γ′1 ∪ γ′2 is a proper
subset of γ1 ∪ γ2, so Proposition 3.1 implies that Dγ′1 ∪ γ′2 ⊆ Dγ1 ∪ γ2.
The minimality of Dγ1 ∪ γ2 then implies that Dγ′1 ∪ γ′2 = Dγ1 ∪ γ2,
but the choice of γ1 and γ2 makes this impossible. We conclude that there
are no such γ′1 and γ
′
2 , and hence that Lemma 4.1 applies to the clutter P −
S. It follows that Dγ1 ∪ γ2 ∈ X.
The contraction circuits of a clutter are also determined by the circuits
of minors which are matroid ports. This description is not as useful as that
of Proposition 4.2, so we will not verify it in detail.
Proposition 4.3. Let E be a finite set and let P be a clutter on E − e0.
Then the contraction circuits of P are the minimal nonempty elements of ζ ⊆
E whenever S ⊆ E − e0 − ζ, e0 6∈ Tmζ; and P/T  − S is a matroid port,
ζ − T contains a circuit of P/T  − S.
Theorem 1 follows readily from Proposition 4.2. Let E be a finite set,
let P be a clutter on E − e0, and let Z = ζ ⊆ E  there is some S ⊆
E − e0 − ζ such that ζ is a nonsingleton contraction circuit of P − S.
Theorem 3.9 and Corollary 3.6 imply that every element of Z contains
a nonsingleton deletion circuit of P . On the other hand, Proposition 4.2
implies that every nonsingleton deletion circuit of P is an element of Z.
It follows that the minimal elements of Z are precisely the nonsingleton
deletion circuits of P .
5. PARALLELS
In this section we briefly discuss the simplest nonsingleton circuits, those
of cardinality 2.
According to Proposition 2.3 of [7], if e1 6= e2 and e1; e2 is a type (c)
contraction circuit of P then each of e1, e2 becomes a loop when the other
is contracted. This implies that the elements of P that contain e1 are closely
linked to the elements of P that contain e2: no element of P contains both
e1 and e2, and if S ⊆ E − e0; e1; e2 then S ∪ e1 ∈ P if and only if
S ∪ e2 ∈ P . It is natural to refer to such elements as parallel with respect
to P . It is also natural to define all loops to be parallel to each other.
On the other hand, if e1 6= e2 and e1; e2 is a type (c) deletion circuit
of P then it is not necessarily natural to think of e1 and e2 as parallel with
respect to P . However, Theorem 1 tells us that there must be some deletion
P − S in which e1; e2 is a contraction circuit, so we may think of e1 and
e2 as parallel with respect to P − S.
Here are some striking examples. For any n ≥ 5 consider the clutter P
on E−e0 = 1; : : : ; n given by P = 1; : : : ; n− i; i+ 1  1 ≤ i < n.
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FIG. 1.
This clutter may be visualized by considering the graph G pictured in Fig. 1;
P consists of the minimal sets of edges which connect the distinguished
vertex (the one between edge 1 and edge n) with all but one of the other
vertices. The only type (c) contraction circuit of P is the entire set E −
e0. (The reader will certainly not find it surprising that the edge-set of G
consists of a single circuit!)
If 2 ≤ i ≤ n− 1 then
D
(1; : : : ; n − i− 1; i ∪ (1; : : : ; n − i; i+ 1 = i− 1; i+ 1
is a deletion circuit of P , even though i− 1 and i+ 1 are certainly not “par-
allel” with respect to P . (They appear together in elements of P .) The dele-
tion P − i has only two elements, 1; : : : ; n − i − 1; i and 1; : : : ; n −
i; i + 1, so P − i = PM;e0; where M is the polygon matroid of the
graph pictured in Fig. 2. Clearly then i − 1 and i + 1 are parallel with re-
spect to P − i.
6. THEOREM 2
To prove Theorem 2 we must verify four assertions. The validity of prop-
erty 1 of Theorem 2 for the contraction circuits of arbitrary clutters was
proven in Proposition 2.4 of [7], and the validity of property 2 for the dele-
tion circuits of arbitrary clutters was shown in Proposition 3.5 above.
FIG. 2.
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To verify that property 2 characterizes the contraction circuits of matroid
ports, we note first that property 2 certainly holds for matroid ports; indeed
if P is a matroid port and ζ is a nonsingleton circuit of P − S then ζ
must be a circuit of P too. Suppose now that P is a clutter which is not a
matroid port, but whose contraction circuits satisfy property 2 of Theorem 2
nevertheless. By Theorem 3 of [7], there must be a subset S ⊂ E − e0
such that P − S has a nonsingleton circuit ζ which is not a circuit of P .
By hypothesis then ζ must have a proper subset ζ ′ which is a contraction
circuit of P . Property 1 of Theorem 2 holds for the contraction circuits of
all clutters, though, and hence either ζ ′ contains a nonsingleton contraction
circuit of P − S or else every element of ζ ′ is a loop in P − S. Neither of
these is possible, for no proper subset of ζ may be a contraction circuit
of P − S.
It remains to verify that property 1 of Theorem 2 characterizes the dele-
tion circuits of matroid ports.
Lemma 6.1. Let P be a clutter on E − e0. Then the deletion circuits
of P satisfy property 1 of Theorem 2 if and only if they satisfy the following
seemingly stronger property.
1′. Whenever S is a nonempty subset of E−e0 and ζ is a nonsingleton
circuit of P contained in E − S, either ζ is a circuit of P − S or else every
element of ζ is a loop in P − S.
Proof . If the deletion circuits of P satisfy property 1′ then they certainly
also satisfy property 1.
Suppose conversely that the deletion circuits of P satisfy property 1. Let
S be a nonempty subset of E − e0, and suppose ζ is a nonsingleton dele-
tion circuit of P contained in E − S. If all the elements of ζ are loops in
P − S then property 1′ is satisfied. If ζ contains a nonsingleton deletion
circuit ζ ′ of P − S then property 2 of Theorem 2, which is valid for the
deletion circuits of all clutters, implies that ζ ′ in turn contains a nonsingle-
ton deletion circuit ζ ′′ of P . Whereas ζ ′′ ⊆ ζ and both are deletion circuits
of P , it must be that ζ ′′ = ζ; hence ζ ′ = ζ too.
If P = PM;e0 is a matroid port, S is a nonempty subset of E − e0
and ζ is a nonsingleton circuit of P contained in E − S, then ζ is a circuit
of M − S. It follows that ζ is a circuit of P − S = PM − S; e0 unless it is
contained in a component of M − S that does not contain e0, in which case
all the elements of ζ are loops of P − S. That is, property 1′ holds for the
deletion circuits of matroid ports.
Suppose now that P is not a matroid port but that its deletion circuits
satisfy property 1′; we may presume that P is chosen so that E − e0 is
as small as possible.
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We claim that, whenever T is a nonempty subset of E − e0, P − T is
a matroid port. To verify the claim it suffices to show that P − T satisfies
property 1′, because of the minimality of E − e0. If S is a nonempty
subset of E − e0 − T and ζ is a nonsingleton deletion circuit of P − T
contained in E − T  − S then property 2 of Theorem 2, which is valid for
the deletion circuits of all clutters, implies that ζ contains a nonsingleton
deletion circuit ζ ′ of P . Property 1′, which is true for the deletion circuits
of P by hypothesis, implies that either ζ ′ is a deletion circuit of P − T or
else every element of ζ ′ is a loop in P − T . Whereas ζ ′ ⊆ ζ, it cannot be
that any proper subset of ζ ′ is a deletion circuit of P − T , of any type;
hence ζ ′ = ζ. Recalling again that property 1′ is supposed to apply to the
deletion circuits of P , we conclude that either every element of ζ = ζ ′ is
a loop in P − S ∪ T  = P − T  − S or else ζ = ζ ′ is a deletion circuit of
P − T  − S. That is, property 1′ holds for P − T , as claimed.
By Corollary 3.10, to prove that P is a matroid port it suffices to prove
that every type (c) deletion circuit ζ of P contains a contraction circuit of P .
Suppose instead that ζ is a type (c) deletion circuit of P which contains no
contraction circuit of P , and consider any e ∈ E − e0 − ζ. By hypothesis,
property 1′ holds for P , so either ζ is a deletion circuit of P − e or else
every element of ζ is a loop in P − e. In the former case ζ must also be a
contraction circuit of P − e, because P − e is a matroid port; it must be a
type (c) contraction circuit of P − e because it is a nonsingleton and does
not contain e0. It follows that if ζ is a deletion circuit of P − e then every
z ∈ ζ is a loop in P − e/ζ − z. This is obviously also true if every
element of ζ is a loop in P − e. In either case, then, we conclude that
every z ∈ ζ is a loop in P − e/ζ − z = P/ζ − z − e, for every
e ∈ E − e0 − ζ.
Whereas ζ contains no contraction circuit of P , there must be at least
one element z0 ∈ ζ which is not a loop in P/ζ − z0. That is, there
is some γ0 ∈ P/ζ − z0 with z0 ∈ γ0. As was noted at the end of the
preceding paragraph, z0 is a loop in P/ζ − z0 − e for every e ∈ E −
e0 − ζ, so it must be that γ0 6∈ P/ζ − z0 − e for every e ∈ E −
e0 − ζ; consequently γ0 ⊇ E − e0 − ζ. Whereas z0 ∈ γ0, it follows
that γ0 ⊇ E − e0 − ζ − z0. The opposite inclusion is obviously valid,
for P/ζ − z0 is a clutter on E − e0 − ζ − z0, so it must be that
γ0 = E − e0 − ζ − z0.
By definition, P/ζ − z0 consists of the minimal elements of γ ⊆
E − e0 − ζ − z0 γ ∪ ζ − z0 contains an element of P. The fact
that γ0 = E − e0 − ζ − z0 is an element of P/ζ − z0 implies that
every element of P contains E − e0 − ζ − z0, and consequently that
every element of P contains z0. This is impossible, though, for z0 ∈ ζ and
ζ is a type (c) deletion circuit of P .
This contradiction completes the proof of Theorem 2.
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7. THEOREM 3
The validity of property 1 of Theorem 3 for the contraction circuits of all
clutters was proven in Proposition 2.5 of [7], and the validity of property 2
for the deletion circuits of all clutters was proven in Corollary 3.8 above.
Lemma 7.1. Let P be a clutter on E − e0. Then the contraction circuits
of P satisfy property 2 of Theorem 3 if and only if they satisfy the following
property.
2′. Whenever S is a nonempty subset of E − e0 and ζ is a nonsingleton
circuit of P/S, there is a nonsingleton circuit ζ ′ of P with ζ ′ − S = ζ.
Proof . If P satisfies 2′ then it certainly satisfies property 2.
Suppose the contraction circuits of P satisfy property 2 of Theorem 3 but
do not satisfy property 2′; we may presume that E − e0 is as small as
possible for such a clutter.
We claim that, for every e ∈ E − e0, P/e satisfies property 2 of The-
orem 3. (We write P/e instead of P/e.) Suppose ζ is a nonsingleton
contraction circuit of P/e/S = P/S ∪ e. We will use induction on S
to prove that ζ ∪ S contains a nonsingleton contraction circuit of P/e. If
S = 0 then the assertion is vacuously true; proceeding inductively, sup-
pose S ≥ 1. P satisfies property 2, so P has a nonsingleton contraction
circuit ζ ′ ⊆ ζ ∪ S ∪ e. By property 1 of Theorem 3, which holds for the
contraction circuits of all clutters, either ζ ′ contains a nonsingleton con-
traction circuit ζ ′′ of P/e or else every element of ζ ′ − e is a loop in P/e.
In the former case ζ ′′ ⊆ ζ ′ − e ⊆ ζ ∪ S so property 2 is satisfied. In the
latter case we observe that ζ ′ − e must be contained in S, for no element
of ζ is a loop in P/e/S. Consequently S contains at least one loop of
P/e; say ` ∈ S is a loop of P/e. Then P/e/S and P/e/S − ` are es-
sentially the same clutter; they have precisely the same elements, and they
differ only in that the former is a clutter on E − S − e; e0 and the latter
is a clutter on E − S − ` − e; e0. Consequently ζ is also a contraction
circuit of P/e/S − `. Whereas S − ` = S − 1, the inductive hy-
pothesis guarantees that ζ ∪ S − ` contains a nonsingleton contraction
circuit of P/e; this satisfies property 2.
The minimality of E − e0 implies that in fact P/e satisfies 2′ for every
e ∈ E − e0.
Suppose now that S is a nonempty subset of E − e0 and ζ is a nonsin-
gleton circuit of P/S; choose any s ∈ S. Then P/s satisfies 2′, by the claim,
and ζ is a nonsingleton contraction circuit of P/s/S − s = P/S; hence
there is a nonsingleton contraction circuit ζ ′ of P/s with ζ ′ − S− s = ζ.
Whereas P satisfies property 2 of Theorem 3, P has a nonsingleton con-
traction circuit ζ ′′ ⊆ ζ ′ ∪ s. Whereas property 1 of Theorem 3 is valid
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for the contraction circuits of all clutters, ζ ′′ contains a contraction circuit
ζ ′′′ of P/s, of some type. Then ζ ′′′ ⊆ ζ ′, so ζ ′′′ = ζ ′ ⊆ ζ ′′; it follows that
ζ ′′ is either ζ ′ or ζ ′ ∪ s. Consequently ζ ′′ − S = ζ ′′ − s − S − s =
ζ ′ − S − s = ζ.
In Theorem 4 of [7] we showed that the property 2′ mentioned in
Lemma 7.1 characterizes the contraction circuits of matroid ports. It
follows from this that property 2 of Theorem 3 also characterizes the
contraction circuits of matroid ports.
To complete the proof of Theorem 3 we must verify that property 1
characterizes the deletion circuits of matroid ports. Certainly property 1 is
valid for the circuits of matroid ports. Suppose conversely that P is a clutter
on E − e0 whose deletion circuits satisfy property 1 of Theorem 3. If ζ is
a type (c) deletion circuit of P then property 1 of Theorem 3 implies that
every z ∈ ζ is a loop in P/ζ − z, and hence that ζ contains a type (c)
contraction circuit of P . By Corollary 3.10, this implies that P is a matroid
port.
8. THEOREM 4
The assertions of Theorem 4 regarding contraction circuits were proven
in [7], and the fact that the deletion circuits of a nonmatroid port may
violate either or both of the properties given in Theorem 4 was verified in
Section 2 above. If P is a matroid port then it certainly satisfies property 1 of
Theorem 4, and Lehman’s theorem implies that it also satisfies property 2.
It remains only to prove that if the deletion circuits of a clutter P on E −
e0 satisfy the two properties mentioned in Theorem 4 then P is a matroid
port.
Lemma 8.1. Let P be a clutter on E − e0. If P is not a matroid port
then either there is some γ ∈ P which contains a type (c) deletion circuit of P
or else the deletion circuits of P do not satisfy the matroid circuit elimination
property.
Proof . If the deletion circuits of P satisfy the matroid circuit elimina-
tion property then they are the circuits of a matroid M on E. Note that
PM;e0 = PCM; e0 ⊆ P , for the only deletion circuits of P which con-
tain e0 are those of type (b). P itself is not a matroid port, so there must be
a γ ∈ P with γ ∪ e0 6∈ CM; this can only happen if γ contains a type (c)
deletion circuit of P .
Suppose that P is a clutter on E − e0 whose deletion circuits satisfy
the two properties mentioned in Theorem 4. If P is not a matroid port
then, by the lemma, P must have deletion circuits ζ1 6= ζ2 with a common
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element e ∈ ζ1 ∩ ζ2 such that ζ1 ∪ ζ2 − e contains no deletion circuit of
P . Then ζ1 − e and ζ2 − e are distinct elements of P ′ = PCe0d P; e,
so DP ′ ζ1 − e ∪ ζ2 − e contains a type (c) deletion circuit ζ of P ′.
This contradicts property 2 of Theorem 4, for ζ cannot be a deletion circuit
of P .
9. CLUTTERS AND RELIABILITY
Let E − e0 be a finite set, whose elements we think of as being subject
to individual failures. If P is a clutter on E − e0 then it is natural to
associate to P a reliability problem: the problem is satisfied if there is any
γ ∈ P such that no element of γ has failed. (The reader interested in
surveying the extensive literature on reliability is referred to [1] and the
references mentioned there.) Here are three types of examples.
1. If G is a connected graph and P is the clutter on EG which
consists of the edge-sets of spanning trees of G then the reliability problem
associated with P is satisfied if the failure of some edges of G results in a
connected subgraph.
2. More generally, if M is a matroid and BM is the clutter of bases
of M then the reliability problem associated with P is satisfied if the failure
of some elements of M results in a spanning set of M .
3. If M is a matroid on E and e0 ∈ E then the reliability problem
associated with the port PM;e0 is satisfied if the failure of some elements
of M results in a subset whose closure contains e0.
This last may not seem to be a very important kind of reliability problem,
but it turns out that the more natural-seeming problems described in 1 and
2 are all included in 3. For if M is a matroid on a set E with e0 6∈ E then
there is a matroid M+ on E ∪ e0 with BM+ = BM ∪ β − b ∪
e0  b ∈ β ∈ BM; M+ is called the free one-point extension of M . It is a
simple matter to verify that M+ is indeed a matroid, and that PM+; e0 =
BM. The reliability problems described in 3 also include other important
examples, in addition to those described in 1 and 2. For instance, if G is a
connected graph and K is a nonempty subset of V G then the K-terminal
reliability problem on G is satisfied if the failure of some edges of G results
in a subgraph in which a single connected component contains all of K.
Huseby [2] has shown that there is a matroid M on EG ∪ e0 such that
this reliability problem is the one associated with PM;e0.
The circuits of a graph or matroid have an obvious significance for the
associated reliability problems described in 1, 2, or 3 above: they give in-
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formation about redundancy relations among the elements of the system
being considered. It is never necessary for all the elements of any circuit to
function; if all but one of the elements of the circuit are operational, then
the status of the remaining one will not affect the operation of the system
as a whole.
To understand the connection between the circuits of a general clut-
ter P and the reliability problem associated with P , it is convenient first
to understand the relationship between the reliability problems associated
with minors of P and the reliability problem associated with P . Whereas
P − S = γ ∈ P  S ∩ γ = Z, the reliability problem associated with P − S
arises from the one associated with P under the assumption that all the el-
ements of S have failed permanently. P/S consists of the minimal elements
of γ ⊆ E − e0 − S γ ∪ S contains an element of P, so the reliability
problem associated with P/S arises from the one associated with P un-
der the assumption that all the elements of S have become “perfect” or
permanently operational.
It follows that the type (c) contraction circuits of a general clutter P give
information about redundancy in the associated reliability problem just as
the circuits of a matroid do. For, by Proposition 2.3 of [7], the type (c)
contraction circuits of P are the subsets ζ ⊆ E − e0 such that ζ ≥ 2
and ζ is minimal among nonempty sets with the property that each element
z ∈ ζ is a loop in P/ζ −z. If we interpret contraction as discussed in the
preceding paragraph, then we may restate this as: the type (c) contraction
circuits of P are the nonsingleton sets minimal among the ζ ⊆ E − e0
with the property that the operational status of each z ∈ ζ is irrelevant if
all the other elements of ζ are operational.
To understand the significance of the deletion circuits of a general clutter,
we recall Theorem 1: the type (c) deletion circuits of P are minimal among
those subsets of E − e0 which will become contraction circuits after the
failure of certain other elements of E − e0. In general then we can say
that the deletion circuits give information about redundancies which may
not be visible in P , but develop after the failures of certain elements.
An example that illustrates this discussion arises from the graph G pic-
tured in Fig. 3.
The clutter P on E − e0 = EG consists of the minimal sets of edges
which connect the distinguished vertex of G (the one vertex that is filled in)
with at least three of the others. It turns out that the type (c) contraction
circuits of P are precisely what one would expect: the ordinary circuits
of G. The deletion circuits include some ordinary circuits of G, such as
1; 2; 5; 7, but other circuits of G are not deletion circuits. For instance,
3; 4; 5 is not a deletion circuit of G; instead, 3; 5 and 4; 5 are deletion
circuits. To explain the appearance of these new circuits, note that if edges
2; 4; and 7 fail then 3 and 5 are parallel in the remaining system, for if that
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FIG. 3.
system is to be operational then both 1 and 6 must function, and either 3
or 5. Similarly, 4 and 5 are parallel in P − 2; 3; 6.
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